

## Electron Transport in InAs-InAlAs Core-Shell Nanowires

Gregory W. Holloway,<sup>1, a)</sup> Yipu Song,<sup>1, b)</sup> Chris M. Haapamaki,<sup>2</sup> Ray R. LaPierre,<sup>2</sup> and Jonathan Baugh<sup>1, c)</sup>

<sup>1)</sup>*Institute for Quantum Computing, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada*

<sup>2)</sup>*Department of Engineering Physics, Centre for Emerging Device Technologies, McMaster University, Hamilton, ON, L8S 4L7, Canada*

(Dated: 14 September 2012)

Evidence is given for the effectiveness of InAs surface passivation by the growth of an epitaxial  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  shell. The electron mobility is measured as a function of temperature for both core-shell and unpassivated nanowires, with the core-shell nanowires showing a monotonic increase in mobility as temperature is lowered, in contrast to a turnover in mobility seen for the unpassivated nanowires. We argue that this signifies a reduction in low temperature ionized impurity scattering for the passivated nanowires, implying a reduction in surface states.

PACS numbers: 73.63.-b

Keywords: InAs nanowires, core-shell nanowires, electron mobility, electron transport

---

<sup>a)</sup>these authors contributed equally; Department of Physics and Astronomy, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada; Waterloo Institute for Nanotechnology, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada

<sup>b)</sup>these authors contributed equally; Department of Chemistry, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada

<sup>c)</sup>Electronic mail: baugh@iqc.ca; Department of Chemistry, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada; Department of Physics and Astronomy, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada; Waterloo Institute for Nanotechnology, University of Waterloo, Waterloo, Ontario, N2L 3G1, Canada

## I. INTRODUCTION

InAs nanowires are a promising material for use in nanoscale circuits<sup>1</sup>, single electron charge sensing<sup>2,3</sup>, and infrared optoelectronics applications<sup>4</sup>, and due to a large spin-orbit interaction, are of potential interest for spin-based<sup>5</sup> and topological<sup>6</sup> quantum information processing. The intrinsic donor-like surface states of InAs play a major role in determining transport properties<sup>7</sup>, and lead to reduced electron mobilities at low temperatures due to ionized impurity scattering<sup>8</sup>. The charged surface states produce a random spatial electrostatic potential in the nanowire, which may contribute to the spontaneous formation of quantum dots at low temperature<sup>9</sup>. These states can also quench intrinsic photoluminescence, severely limiting the performance of optoelectronic devices<sup>4,10</sup>. Surface passivation should reduce the density of ionized surface states and lead to improved electron mobility. Growth of an InP shell on an InAs core<sup>11</sup> has been shown to yield better mobilities, as well as chemical passivation based on In-S bonding<sup>10,12,13</sup>. Here we study the effects of surface passivation due to an epitaxial  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  shell, which is predicted to give a so-called type I heterostructure<sup>14</sup> in which both electrons and holes are confined to the InAs core. The bandgap of  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  should be 0.41 eV larger than that of InAs<sup>15</sup> for an unstrained zincblende structure, however our nanowires are wurtzite and strain is likely to modify the bandgaps somewhat<sup>14</sup>. We note that the lattice mismatch to InAs is smaller for  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  shells compared to InP shells, which should result in less interfacial strain and the ability to grow thicker shells free of dislocations. We performed transport measurements on core-shell nanowire field-effect transistors (FETs) at temperatures ranging from 1-200 K. By comparing with transport results on pure InAs nanowires grown under nominally identical conditions, we obtain clear evidence for the reduction of ionized impurity scattering in the core-shell nanowires, leading to the highest mobility we have yet observed in an InAs FET device at low temperature. These results show that InAlAs epitaxial shells have the potential to significantly improve the quality of nanoelectronic devices based on InAs nanowires.

## II. NANOWIRE STRUCTURE

Core-shell nanowires were grown in a gas source molecular beam epitaxy system using Au seed particles<sup>16</sup>. First, InAs cores were grown axially by the Au assisted vapour liq-




FIG. 1. (a) High-angle annular dark field image of InAs -  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  core-shell nanowire with superimposed energy-dispersive x-ray spectroscopy linescan (Al: red, In: blue, As: green). (b) High-resolution TEM image taken along the  $[2\bar{1}\bar{1}0]$  zone axis, showing an absence of dislocations in the shell. The dashed line indicates the nanowire surface. (c) Schematic cross-section of the FET device. (d) SEM image of device 3. The etching profile of the nanowire is seen near the metal contact at the upper left.

uid solid mechanism on a p-GaAs (111)B substrate at a growth temperature of 420 °C. This was followed by the inclusion of Al to facilitate radial growth of the  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  shell<sup>17</sup>. The nanowires were characterized using transmission electron microscopy (TEM). As-grown nanowires were sonicated and suspended in ethanol, dispersed onto TEM grids with holey carbon films, and imaged with a JEOL 2010F TEM with an accelerating voltage of 200 kV. Low-magnification TEM images of typical nanowires reveal that the nanowires

have an inner core and an outer shell structure. In general, the nanowires had a core diameter of 20-50 nm and a shell that was 12-15 nm thick, independent of core diameter. The chemical composition of the nanowires was analyzed by energy-dispersive x-ray spectroscopy (EDS). As shown in Figure 1a, the EDS line scan analysis along the radial direction shows In and As in the core region and In, As and Al in the shell region. High-resolution TEM (HRTEM) image of a representative unetched nanowire in Figure 1b clearly shows lattice fringes of a single-crystal nanowire along the  $[2\bar{1}\bar{1}0]$  zone axis. Both core and shell exhibit wurtzite crystal structure, evidenced by ABAB... stacking, and confirmed by selected area diffraction. HRTEM and electron diffraction data are both consistent with a dislocation-free core-shell interface for these nanowires. However, at higher Al concentrations, dislocations due to relaxation of the core-shell interface are observed<sup>17</sup>. The nanowires studied here had low stacking fault densities, achieved by using sufficiently low growth rates<sup>17,18</sup>. Below, we also show data from unpassivated InAs nanowires that were grown under nominally identical conditions to the growths of the nanowire cores mentioned previously, except that the axial growth rate was 0.25  $\mu\text{m/hr}$  and 0.5  $\mu\text{m/hr}$  for the core-shell and bare nanowires, respectively.

### III. FIELD-EFFECT TRANSISTORS

FET devices were fabricated using a standard e-beam lithography technique. As-grown nanowires were mechanically deposited onto a 175 nm thick  $\text{SiO}_2$  layer above a  $n^{++}\text{-Si}$  substrate. Selected nanowires with diameters 40 – 80nm were located relative to pre-existing fiducial markers by scanning electron microscopy (SEM), with care taken to minimize the electron dose. The contact areas were etched with citric acid to remove the shell material, followed by room temperature sulfur passivation to prevent oxide regrowth<sup>19</sup> during the sample transfer to an e-beam metal evaporator. Ni/Au (30nm/50nm) metal contacts were deposited and annealed at 120 °C in vacuum for 5 minutes to promote Ni diffusion into the nanowire contact area<sup>20</sup>. The device structure is shown schematically in Fig. 1c, and a SEM image of a representative device is shown in Fig. 1d. After fabrication the device chip was wire-bonded into a chip carrier and transport measurements were carried out in either a continuous flow He cryostat operating from 4-200 K or a dilution refrigerator allowed to slowly warm from 1.2 K. Upon applying a DC source-drain voltage  $V_{sd}$ , the device current




FIG. 2. (a) Conductance versus backgate voltage for core-shell nanowire FET device 1, at various temperatures. (b) Pinchoff threshold voltage as a function of temperature for device 1. (c) Field-effect (red dots) and effective (black squares) mobility versus backgate voltage for device 1 at  $T = 14$  K. The effective mobility remains a smooth function despite the oscillations in conductance that appear at low temperatures.

$I_{sd}$  was measured using a current-voltage preamplifier at a 3 Hz bandwidth. A separate voltage  $V_g$  applied to the degenerately doped Si substrate provided a global backgate.

#### IV. TRANSPORT MEASUREMENTS

Many devices have been investigated to different levels of detail, but here we will focus on results from three core-shell nanowire FETs (devices 1-3) and three pure InAs nanowire FETs (devices 4-6) for which detailed mobility analysis was performed. Pinchoff threshold data from additional core-shell devices is also included in Fig. 3. Devices 1-3 had total diameters 80 nm, 75 nm, and 51 nm, respectively, measured after transport measurements by SEM

at a magnification of 100k, with uncertainties  $\pm 2$  nm. These correspond to core diameters of roughly 54 nm, 49 nm and 25 nm, respectively. The FET channel lengths were 465 nm, 465 nm, and 940 nm, respectively. Figure 2a shows selected conductance  $G = I_{sd}/V_{sd}$  versus backgate curves for device 1. As temperature is lowered, the device ‘on’ conductance decreases due to decreasing carrier density, but the field-effect mobility increases, indicated by the increasing slope  $\frac{dG}{dV_g}$  near conductance pinchoff. Pinchoff threshold voltages  $V_T$ , shown in Fig. 2b versus temperature, are determined by the  $G = 0$  intercept of the line tangent to the maximum slope in conductance.  $V_T$  shifts to more negative values with increasing temperature; this can be understood by the thermal activity of surface donor states causing the downward band bending at the surface to increase, leading to a larger accumulation of carriers at the surface and requiring larger negative gate voltages to reach pinchoff.

The field-effect and effective mobilities,  $\mu_{fe}$  and  $\mu_{eff}$ , are deduced from the conductance data using two different analytical expressions:

$$\mu_{fe} = \frac{L}{C'_g} \frac{dG}{dV_g} \quad (1)$$

$$\mu_{eff} = \frac{L}{C'_g} \frac{G}{(V_g - V_T)} \quad (2)$$

Here,  $L$  is the channel length,  $V_g$  is the gate voltage,  $V_T$  is the threshold voltage, and  $C'_g$  is the gate capacitance per unit length.  $C'_g$  is estimated as the capacitance of a wire above an infinite conducting plane in series with the cylindrical capacitance between the core and shell. In estimating  $C'_g$ , we take into account that the nanowire is not embedded in the SiO<sub>2</sub> dielectric<sup>21</sup>. The field-effect mobility is strictly only valid at the peak mobility where  $\frac{d\mu}{dV_g} = 0$ , and it is generally a lower bound on the effective mobility. Figure 2c shows the comparison of the field-effect and effective mobilities for device 1 at  $T = 14$  K. The effective mobility is typically a smoother function of  $V_g$  than the field-effect mobility, and  $\mu_{eff} \geq \mu_{fe}$  within experimental error for all our data. In the following, we take the effective mobility as our preferred measure. Two regimes of  $\mu_{eff}$  are seen with respect to gate voltage in Fig. 2c, with a sharp rise in mobility near pinchoff, in contrast to a slowly varying mobility at more positive gate voltages. The decrease in mobility as the device is turned on is understood by the increase in inter-subband scattering as more radial subbands are filled<sup>22</sup>, and a larger carrier density near the surface.

In figure 3, we compare the peak effective mobilities of the core-shell and pure InAs nanowires across a wide temperature range. The unpassivated InAs devices 4-6 had di-

ameters 71 nm, 50 nm, and 35 nm, respectively, with uncertainties  $\pm 2$  nm. The channel lengths were 2.95  $\mu\text{m}$ , 970 nm and 770 nm respectively. Only the unpassivated devices exhibit a turnover at low temperatures, where mobility rapidly decreases with decreasing temperature. In contrast, the mobilities of the core-shell nanowires increase monotonically as temperature is lowered, even down to  $T = 1$  K (effective mobility could not be properly measured below 1 K due to the onset of strong Coulomb blockade). The turnover in mobility for the unpassivated nanowires occurs between 25 and 45 K. We have investigated several more specimens of both nanowire types, and see a similar turnover in mobility only for the unpassivated nanowires. The data in Fig. 3 have been fit to empirical power law expressions to guide the eye. The fits for the unpassivated nanowires are of the form  $\mu_{\text{eff}} = (\frac{1}{\alpha T^a} + \frac{1}{\beta T^b})^{-1}$ , based on combining mobilities from two scattering mechanisms using Matthiesen's rule. The fits for the core-shell nanowires are single power law functions,  $\mu_{\text{eff}} = \gamma T^c$ . The temperature power law exponent describing the negative slope region for the pure InAs nanowires varies from -0.5 to -1.5, whereas it varies from -0.3 to -0.7 for the core-shell devices. We note that the highest core-shell nanowire mobility observed was  $\approx 25,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at 1 K for device 1 (core diameter  $\sim 50$  nm), higher than the peak mobility  $\approx 20,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at 35 K for the unpassivated device 4 (diameter  $\sim 70$  nm). The latter was the highest mobility we observed in MBE-grown InAs nanowires prior to investigating the core-shell nanowires. Mobilities in excess of  $20,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  have also been observed with InAs-InP core-shell nanowires<sup>11</sup> at low temperature.

## V. DISCUSSION

To explain the results above, we must first consider the possible scattering mechanisms for conduction electrons in InAs nanowires. Acoustic phonon scattering can be ruled out as the limiting mechanism, because it would yield much higher mobilities  $\sim 5 \times 10^6 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at room temperature<sup>23</sup>. Similarly, optical phonon scattering is only expected to dominate at much higher temperatures<sup>23</sup>. Surface roughness and ionized impurity scattering are the most plausible mechanisms. Although we cannot strictly rule out the presence of bulk impurities, we expect the densities to be very low in comparison to the density of surface states. The presence of these donor-like surface states<sup>7,12</sup> at a density of  $10^{11} - 10^{12} \text{ cm}^{-2}$ , together with the large surface-to-volume ratio inherent to the nanowire geometry, suggests




FIG. 3. Peak effective electron mobility versus temperature for core-shell devices 1-3 (upper panel) and unpassivated devices 4-6 (lower panel). The empirical fits, based on power laws, are described in the text. On average, mobility increases with nanowire diameter, as is seen here for the unpassivated nanowires.

that scattering at the surface is most likely dominant. This is consistent with the diameter dependence seen in Fig. 3; the mobility generally increases with diameter both for the core-shell and unpassivated nanowire devices, similar to previous reports<sup>24</sup>.

The downturn in mobility at low temperatures for the pure InAs nanowires is consistent with ionized impurity scattering<sup>23</sup>; the scattering rate increases as the electron Fermi velocity

decreases at lower temperatures. Surface roughness scattering could produce a similar trend, but is less likely to limit the mobility to values as low as we observe. On the other hand, how can we understand the negative slope of  $\mu_{\text{eff}}$  versus  $T$  for the core-shell nanowires and for the pure nanowires above  $\sim 45$  K? We suggest this can be understood by the change in surface state scattering rate as the conduction electron concentration and radial distribution change with temperature. At low temperature, the lowest radial subband is primarily occupied, whose wavefunction has a relatively small overlap with the surface, leading to a relatively high mobility. As temperature increases, higher radial subbands are occupied and the total carrier concentration increases, leading to a greater fraction of electrons near the surface, enhanced by the negative surface band bending<sup>25</sup>. This lowers the mobility, or increases the scattering rate, because electrons are closer on average to the scattering centers, and also more electron states become available for intersubband scattering<sup>22</sup>. The increase in carrier concentration with temperature is consistent with the observed shifts in pinchoff threshold voltage, an example of which is shown in Fig. 2b. This also suggests that the density of ionized states at the surface increases with temperature (to donate the electrons), which will also increase the scattering rate. On the other hand, if a sufficient density of ionized surface states are frozen in at low temperature, and the conduction electrons only occupy the lowest subband, then the mobility should turn over and exhibit a positive slope due to the simple dependence of scattering probability on the Fermi velocity  $\propto \sqrt{T}$ . We hypothesize that the absence of a turnover in mobility for the core-shell nanowires indicates that the density of frozen-in ionized surface states is significantly reduced by the shell passivation. A detailed calculation of surface scattering rates as a function of thermal subband occupation will be carried out in future work.

## VI. CONCLUSION

We have shown evidence through electron transport for the effectiveness of an  $\text{In}_{0.8}\text{Al}_{0.2}\text{As}$  shell to passivate the InAs nanowire surface. Our data suggests that the density of ionized surface states at low temperature is significantly reduced in core-shell nanowires compared to unpassivated nanowires. Further support for this hypothesis could be gained by mid-infrared photoluminescence (PL) studies that show removal of surface states upon passivation<sup>10</sup>. These core-shell nanowires are expected to offer new opportunities to realize

high quality devices for quantum transport and optoelectronics applications.

**Acknowledgements** – We would like to acknowledge the Canadian Centre for Electron Microscopy, the Centre for Emerging Device Technologies, and the Quantum NanoFab facility for technical support. We thank Shahram Tavakoli for assistance with MBE and Roberto Romero for general technical assistance. This research was supported by NSERC, the Ontario Ministry of Economic Innovation and the Canada Foundation for Innovation. G. W. H. acknowledges a WIN Fellowship.

## REFERENCES

- <sup>1</sup>S. Nam, X. Jiang, Q. Xiong, D. Ham, and C. M. Lieber, “Vertically integrated, three-dimensional nanowire complementary metal-oxide-semiconductor circuits,” *Proceedings of the National Academy of Sciences*, **106**, 21035–21038 (2009).
- <sup>2</sup>I. Shorubalko, R. Leturcq, A. Pfund, D. Tyndall, R. Krischek, S. Schon, and K. Ensslin, “Self-aligned charge read-out for inas nanowire quantum dots,” *Nano Letters*, **8**, 382 (2008).
- <sup>3</sup>J. Salfi, I. G. Savelyev, M. Blumin, S. V. Nair, and H. E. Ruda, “Direct observation of single-charge-detection capability of nanowire field-effect transistors,” *Nature Nanotechnology*, **5**, 737–741 (2010).
- <sup>4</sup>M. H. Sun, E. S. P. Leong, A. H. Chin, C. Z. Ning, G. E. Cirlin, Y. B. Samsonenko, V. G. Dubrovskii, L. Chuang, and C. Chang-Hasnain, “Photoluminescence properties of inas nanowires grown on gaas and si substrates,” *Nanotechnology*, **21**, 335705 (2010).
- <sup>5</sup>S. Nadj-Perge, S. M. Frolov, E. P. A. M. Bakkers, and L. P. Kouwenhoven, “Spin-orbit qubit in a semiconductor nanowire,” *Nature*, **468**, 1084–1087 (2010).
- <sup>6</sup>V. Mourik, K. Zuo, S. M. Frolov, S. R. Plissard, E. P. A. M. Bakkers, and L. P. Kouwenhoven, *Science*, **336**, 1003–1007 (2012).
- <sup>7</sup>S. A. Dayeh, C. Soci, P. K. L. Yu, E. T. Yu, and D. Wang, “Transport properties of inas nanowire field effect transistors: The effects of surface states,” *Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures*, **25**, 1432 (2007).
- <sup>8</sup>C. Affentauschegg and H. H. Wieder, “Properties of inas/inalas heterostructures,” *Semiconductor Science and Technology*, **16**, 708 (2001).

- <sup>9</sup>M. D. Schroer and J. R. Petta, “Correlating the nanostructure and electronic properties of inas nanowires,” *Nano Letters*, **10**, 1618 (2010).
- <sup>10</sup>M. H. Sun, H. J. Joyce, Q. Gao, H. H. Tan, C. Jagadish, and C. Z. Ning, “Removal of surface states and recovery of band-edge emission in inas nanowires through surface passivation,” *Nano Lett.*, **12**, 3378–3384 (2012).
- <sup>11</sup>J. W. W. van Tilburg, R. E. Algra, W. G. G. Immink, M. Verheijen, E. P. A. M. Bakkers, and L. P. Kouwenhoven, “Surface passivated inas/inp core/shell nanowires,” *Semiconductor Science and Technology*, **25**, 024011 (2010).
- <sup>12</sup>Q. Hang, F. Wang, P. D. Carpenter, D. Zemlyanov, D. Zakharov, E. A. Stach, W. E. Buhro, and D. B. Janes, “Role of molecular surface passivation in electrical transport properties of inas nanowires,” *Nano Letters*, **8**, 49–55 (2008), pMID: 18052229, <http://pubs.acs.org/doi/pdf/10.1021/nl071888t>.
- <sup>13</sup>D. Petrovykh, M. Yang, and L. Whitman, “Chemical and electronic properties of sulfur-passivated inas surfaces,” *Surface Science*, **523**, 231 – 240 (2003), ISSN 0039-6028.
- <sup>14</sup>M. E. Pistol and C. E. Pryor, *Phys. Rev. B*, **78**, 115319 (2008).
- <sup>15</sup>I. Vurgaftman, J. R. Meyer, and L. R. Ram-Mohan, “Band parameters for iiiv compound semiconductors and their alloys,” *J. Appl. Phys.*, **89**, 5815 (2001).
- <sup>16</sup>M. C. Plante and R. R. LaPierre, *J. Appl. Phys.*, **105**, 114304 (2009).
- <sup>17</sup>C. Haapamaki, J. Baugh, and R. LaPierre, “Facilitating growth of inas-inp core-shell nanowires through the introduction of al,” *Journal of Crystal Growth*, **345**, 11 – 15 (2012), ISSN 0022-0248.
- <sup>18</sup>H. Shtrikman, R. Popovitz-Biro, A. V. Kretinin, and P. Kacman, *IEEE Journal of Selected Topics in Quantum Electronics*, **17**, 922–943 (2011).
- <sup>19</sup>D. B. Suyatin, C. Thelander, M. T. Bjrk, I. Maximov, and L. Samuelson, “Sulfur passivation for ohmic contact formation to inas nanowires,” *Nanotechnology*, **18**, 105307 (2007).
- <sup>20</sup>Y.-L. Chueh, A. C. Ford, J. C. Ho, Z. A. Jacobsen, Z. Fan, C.-Y. Chen, L.-J. Chou, and A. Javey, *Nano Lett.*, **8**, 4528–4533 (2008).
- <sup>21</sup>O. Wunnicke, “Gate capacitance of back-gated nanowire field-effect transistors,” *Applied Physics Letters*, **89**, 083102 (2006).
- <sup>22</sup>K. K. Das and A. Mizel, *J. Phys.: Condens. Matter*, **17**, 6675–6685 (2005).
- <sup>23</sup>O. Madelung, *Physics of III-V Compounds* (Wiley, 1964).
- <sup>24</sup>A. C. Ford, J. C. Ho, Y.-L. Chueh, Y.-C. Tseng, Z. Fan, J. Guo, J. Bokor, and

- A. Javey, “Diameter-dependent electron mobility of inas nanowires,” *Nano Letters*, **9**, 360–365 (2009), <http://pubs.acs.org/doi/pdf/10.1021/nl803154m>.
- <sup>25</sup>L. O. Olsson, C. B. M. Andersson, M. C. Håkansson, J. Kanski, L. Ilver, and U. O. Karlsson, “Charge accumulation at inas surfaces,” *Phys. Rev. Lett.*, **76**, 3626–3629 (1996).